


Petra UMA Schematics Document Ivy Bridge Intel PCH

DY :None Installed
DIS:DIS installed
DIS_Muxless :BOTH DIS or Muxless installed
DIS_PX:BOTH DIS or PX installed
DIS_PX_Muxless:DIS or PX or Muxless installed.
Muxless: Muxless installed.(PX4.0)
PX:MUX installed.(PX3.0)
PX_Muxless:BOTH PX or Muxless installed.
UMA:UMA installed
UMA_Muxless:BOTH UMA or Muxless installed
UMA_PX_Muxless:UMA or PX or Muxless installed

ANNIE: ONLY FOR ANNIE solution.
PSL: KBC795 PSL circuit for 10mW solution installed.
10mW: External circuit for 10mW solution installed.
65W: for 65W adaptor installed.
90W: for 90W adaptor installed.

Project code : 91.4VM01.001
 PCB P/N : 48.4VM02.001
 PCB No. : 11324
 Revision : -1



CHARGER	
BQ24727 40	
INPUTS	OUTPUTS
DCBATOUT	BT+
SYSTEM DC/DC	
RT8223MGQW 41	
INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5
CPU DC/DC	
ISL95836HRTZ 42~43	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE
SYSTEM DC/DC	
ISL95836HRTZ 44	
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE
SYSTEM DC/DC	
TPS51218DSCR 45	
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT
SYSTEM DC/DC	
RT8207LGQW 46	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 0D75V_S0 DDR_VREF_S3
LDO	
RT9025-25ZSP 47	
INPUTS	OUTPUTS
3D3V_S0	1D8V_S0
LDO	
G978 48	
INPUTS	OUTPUTS
1D05V_VTT	0D85V_S0
PCB LAYER	
L1:Top	L4:Signal
L2:VCC	L5:GND
L3:Signal	L6:Bottom

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to +NVRAM_VCC0 with 8.2-kohm weak pull-up resistor / CRB has it pulled up with 1-kohm no-stuff resistor. Disable Danbury: Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

USB Table

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	USB Ext. port 4 / E-SATA / USB CHARGER
9	USB Ext. port 2
10	EDP CAMERA
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

SATA Table

SATA	
Pair	Device
0	HDD1
1	HDD2
2	N/A
3	N/A
4	ODD
5	ESATA

PCIE Routing

LANE1	Mini Card2(WWAN)
LANE2	Mini Card1(WLAN)
LANE3	Card Reader
LANE4	Onboard LAN
LANE5	USB3.0
LANE6	Intel GBE LAN
LANE7	Dock
LANE8	New Card

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to Embedded DisplayPort. Enabled - An external Display Port device is connect to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	

POWER PLANE	VOLTAGE	Voltage Rails	
		ACTIVE IN	DESCRIPTION
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 0D85V_S0 0D75V_S0 VCC_CORE VCC_OFXCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1D5V_S3 DDR_VREF_S3	5V 3.3V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	5V-14.1V 5V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
3D3V_LAN_S5	3.3V	WOL_EN	Legacy WOL
3D3V_AUX_KBC	3.3V	DSW_Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and V3ALW in Sx

SMBus ADDRESSES

I ² C / SMBus Addresses		Ref Des	HURON RIVER ORB Bus	
Device	Address	Hex	Bus	
EC SMBus 1 Battery CHARGER			BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA	
EC SMBus 2 PCH eDP			SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA SML1_CLK/SML1_DATA	
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI			PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK	


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Table of Content

Size A3 Document Number **Petra Uma** Rev -1
Date: Wednesday, February 22, 2012 Sheet 3 of 103

SS1D = CPU1



CPU1A

1 OF 9

1D05V_VTT_CPU

DMI

FDI


EDP

PCI EXPRESS -- GRAPHICS

- PEG_ICOMPI G3
- PEG_ICOMPO G1
- PEG_RCOMP G4
- PEG_RX#0 H22
- PEG_RX#1 J21
- PEG_RX#2 B22
- PEG_RX#3 D21
- PEG_RX#4 A19
- PEG_RX#5 D17
- PEG_RX#6 B14
- PEG_RX#7 D13
- PEG_RX#8 A11
- PEG_RX#9 B10
- PEG_RX#10 G8
- PEG_RX#11 A8
- PEG_RX#12 B6
- PEG_RX#13 H8
- PEG_RX#14 E5
- PEG_RX#15 K7
- PEG_RX0 K22
- PEG_RX1 K19
- PEG_RX2 C21
- PEG_RX3 C19
- PEG_RX4 D16
- PEG_RX5 C13
- PEG_RX6 D12
- PEG_RX7 C11
- PEG_RX8 C9
- PEG_RX9 E8
- PEG_RX10 C8
- PEG_RX11 H8
- PEG_RX12 C5
- PEG_RX13 E6
- PEG_RX14 H6
- PEG_RX15 K6
- PEG_TX#0 G22
- PEG_TX#1 C23
- PEG_TX#2 D23
- PEG_TX#3 F21
- PEG_TX#4 H19
- PEG_TX#5 C17
- PEG_TX#6 K15
- PEG_TX#7 F17
- PEG_TX#8 F14
- PEG_TX#9 A15
- PEG_TX#10 J14
- PEG_TX#11 H13
- PEG_TX#12 F10
- PEG_TX#13 D9
- PEG_TX#14 H9
- PEG_TX#15 K9
- PEG_TX0 E22
- PEG_TX1 A23
- PEG_TX2 D24
- PEG_TX3 E21
- PEG_TX4 G19
- PEG_TX5 B18
- PEG_TX6 K17
- PEG_TX7 G17
- PEG_TX8 E14
- PEG_TX9 C15
- PEG_TX10 K13
- PEG_TX11 G13
- PEG_TX12 K10
- PEG_TX13 G10
- PEG_TX14 D9
- PEG_TX15 K9

- FDI0_TX#0 U17
- FDI0_TX#1 W11
- FDI0_TX#2 W1
- FDI0_TX#3 AA6
- FDI0_TX#0 W6
- FDI0_TX#1 Y2
- FDI0_TX#2 ACS
- FDI0_TX#3
- FDI0_TX0 U6
- FDI0_TX1 W10
- FDI0_TX2 W3
- FDI0_TX3 AA2
- FDI0_TX4 W7
- FDI0_TX0 T4
- FDI0_TX1 AA3
- FDI0_TX2 AC8
- FDI0_TX3
- FDI0_FSYNC AA11
- FDI0_FSYNC AC12
- FDI0_FSYNC
- FDI0_INT U11
- FDI0_INT
- FDI0_LSYNC AA10
- FDI0_LSYNC AG8
- FDI0_LSYNC
- EDP_COMPIO AE3
- EDP_ICOMPO AD2
- EDP_HPDP# AG11
- EDP_AUX# AG4
- EDP_AUX AE4
- EDP_TX#0 AC3
- EDP_TX#1 AC4
- EDP_TX#2 AE11
- EDP_TX#3 AE7
- EDP_TX0 AC1
- EDP_TX1 AA4
- EDP_TX2 AE10
- EDP_TX3 AE6

71.00IVY.A0U



USE

<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsh; Tai Wu Rd., Hschih, Taipei Hsien 221, Taiwan, R.O.C.




Title: CPU (PCIE/DMI/FDI)

Size A3 Document Number: Petra Uma Rev -1




Date: Tuesday, July 10, 2012 Sheet 4 of 103

SSID = CPU



1D05V_VTT_CPU



71.00IVY.A0U



Signal Routing Guideline: SM_RCOMP keep routing length less than 500 mils.



<Core Design>


緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU (THERMAL/CLOCK/PM)		
Size Custom	Document Number Petra Uma	Rev -1
Date: Tuesday, July 10, 2012	Sheet 5 of 103	1

FOR ACER CSD USE ONLY

SSID = CPU

14 M_A_DQ[63:0]

CPU1C 3 OF 9



IVY-BRIDGE-GP-NF

71.00IVY.A0U

DDR SYSTEM MEMORY A

SA_CK0 AU36 M_A_DIM0_CLK_DDR0 14
SA_CK#0 AV36 M_A_DIM0_CLK_DDR#0 14
SA_CKE0 AY26 M_A_DIM0_CKE0 14

SA_CK1 AT40 M_A_DIM0_CLK_DDR1 14
SA_CK#1 AL40 M_A_DIM0_CLK_DDR#1 14
SA_CKE1 BB26 M_A_DIM0_CKE1 14

SA_CS#0 BB40 M_A_DIM0_CS#0 14
SA_CS#1 BC41 M_A_DIM0_CS#1 14

SA_ODT0 AY40 M_A_DIM0_ODT0 14
SA_ODT1 BA41 M_A_DIM0_ODT1 14

SA_DQS#0 AL11 M_A_DQS#0 M_A_DQS#(7:0) 14
SA_DQS#1 AR8 M_A_DQS#1
SA_DQS#2 AV11 M_A_DQS#2
SA_DQS#3 AT17 M_A_DQS#3
SA_DQS#4 AV45 M_A_DQS#4
SA_DQS#5 AY5 M_A_DQS#5
SA_DQS#6 AT55 M_A_DQS#6
SA_DQS#7 AK55 M_A_DQS#7

SA_DQS0 AJ11 M_A_DQS0 M_A_DQS[7:0] 14
SA_DQS1 AR10 M_A_DQS1
SA_DQS2 AY11 M_A_DQS2
SA_DQS3 AU17 M_A_DQS3
SA_DQS4 AW45 M_A_DQS4
SA_DQS5 AV51 M_A_DQS5
SA_DQS6 AT56 M_A_DQS6
SA_DQS7 AK54 M_A_DQS7

SA_MA0 BC35 M_A_A0 M_A_A[15:0] 14
SA_MA1 BB34 M_A_A1
SA_MA2 BD35 M_A_A2
SA_MA3 AT34 M_A_A4
SA_MA4 AU34 M_A_A5
SA_MA5 BB32 M_A_A6
SA_MA6 AT32 M_A_A7
SA_MA7 AV32 M_A_A8
SA_MA8 AV32 M_A_A9
SA_MA9 BC37 M_A_A10
SA_MA10 BA30 M_A_A11
SA_MA12 BC30 M_A_A12
SA_MA13 AW41 M_A_A13
SA_MA14 AY28 M_A_A14
SA_MA15 AU26 M_A_A15


SA_BS0 BD37
SA_BS1 BF36
SA_BS2 BA28

SA_CAS# BE39
SA_RAS# BD38C
SA_WE# AT41C



15 M_B_DQ[63:0]

CPU1D 4 OF 9



IVY-BRIDGE-GP-NF

71.00IVY.A0U

DDR SYSTEM MEMORY B

SB_CK0 BA34 M_B_DIM0_CLK_DDR0 15
SB_CK#0 AV34 M_B_DIM0_CLK_DDR#0 15
SB_CKE0 AR22 M_B_DIM0_CKE0 15

SB_CK1 BA36 M_B_DIM0_CLK_DDR1 15
SB_CK#1 BB36 M_B_DIM0_CLK_DDR#1 15
SB_CKE1 BE27 M_B_DIM0_CKE1 15

SB_CS#0 BE41 M_B_DIM0_CS#0 15
SB_CS#1 BE47 M_B_DIM0_CS#1 15

SB_ODT0 AT43 M_B_DIM0_ODT0 15
SB_ODT1 BG47 M_B_DIM0_ODT1 15

SB_DQS#0 AL3 M_B_DQS#0 M_B_DQS#(7:0) 15
SB_DQS#1 AV3 M_B_DQS#1
SB_DQS#2 BG11 M_B_DQS#2
SB_DQS#3 BD17 M_B_DQS#3
SB_DQS#4 BG51 M_B_DQS#4
SB_DQS#5 BA59 M_B_DQS#5
SB_DQS#6 AT60 M_B_DQS#6
SB_DQS#7 AK59 M_B_DQS#7

SB_DQS0 AM2 M_B_DQS0 M_B_DQS[7:0] 15
SB_DQS1 AV1 M_B_DQS1
SB_DQS2 BE11 M_B_DQS2
SB_DQS3 BD18 M_B_DQS3
SB_DQS4 BE51 M_B_DQS4
SB_DQS5 BA61 M_B_DQS5
SB_DQS6 AR59 M_B_DQS6
SB_DQS7 AK61 M_B_DQS7

SB_MA0 BF32 M_B_A0 M_B_A[15:0] 15
SB_MA1 BE33 M_B_A1
SB_MA2 BD33 M_B_A2
SB_MA3 AU30 M_B_A3
SB_MA4 BD30 M_B_A4
SB_MA5 AV30 M_B_A5
SB_MA6 BC30 M_B_A6
SB_MA7 BD29 M_B_A7
SB_MA8 BE30 M_B_A8
SB_MA9 BE28 M_B_A9
SB_MA10 BD43 M_B_A10
SB_MA11 AT28 M_B_A11
SB_MA12 AV28 M_B_A12
SB_MA13 BE46 M_B_A13
SB_MA14 AT26 M_B_A14
SB_MA15 AU22 M_B_A15

SB_BS0 BG39
SB_BS1 BD42
SB_BS2 AT22

SB_CAS# AV43
SB_RAS# BF40C
SB_WE# BD45C

<Core Design>


緯創資通 Wistron Corporation
21F, 28, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		CPU (DDR)	
Size	Document Number	Rev	
A3	Petra Uma	-1	
Date:	Tuesday, July 10, 2012	Sheet	6 of 103

SSID = CPU


PEG Static Lane Reversal

CFG2 1: Normal Operation; Lane # definition matches socket pin map definition
0: Lane Reversal




Enabl EDP function

CFG4 1: Disable
0: Enable



PCIe Port Bifurcation Straps

CFG[6:5] 11: x16 - Device 1 functions 1 and 2 disabled
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled



PEG DEFER TRAINING

CFG7 1: PEG Train immediately following xxRESETB de assertion
0: PEG Wait for BIOS for training



CFG0 TP B50	CFG0	BCLK_JTP N59
CFG1 TP C51	CFG1	BCLK_JTP# N58
CFG2	CFG2	
CFG3 TP D53	CFG3	RSVD30 N42
CFG4 A51	CFG4	RSVD31 L42
CFG5 C53	CFG5	RSVD32 L45
CFG6 C55	CFG6	RSVD33 L47
CFG7 H49	CFG7	
A55	CFG8	
H51	CFG9	
K49	CFG10	RSVD34 M13
K53	CFG11	RSVD35 M14
F53	CFG12	RSVD36 U14
G53	CFG13	RSVD37 W14
L51	CFG14	RSVD38 P13
F51	CFG15	
D52	CFG16	RSVD39 AT49
L53	CFG17	RSVD40 K24
H43	VCC_VAL_SENSE	RSVD41 AH2
K43	VSS_VAL_SENSE	RSVD42 AG13
H45	VAXG_VAL_SENSE	RSVD43 AM14
K45	VSSAXG_VAL_SENSE	RSVD44 AM15
F48	VCC_DIE_SENSE	RSVD45 N50
G48	RSVD47	
H48	RSVD6	
K48	RSVD7	
BA19	RSVD8	DC_TEST_A4 A4
AV19	RSVD9	DC_TEST_C4 C4
AT21	RSVD10	DC_TEST_D3 D3
BB21	RSVD11	DC_TEST_D1 D1
BB19	RSVD12	DC_TEST_A58 A58
AY21	RSVD13	DC_TEST_A59 A59
AY22	RSVD14	DC_TEST_C59 C59
AU19	RSVD15	DC_TEST_A61 A61
AU21	RSVD16	DC_TEST_C61 C61
BD21	RSVD17	D81
BD22	RSVD18	DC_TEST_D61 BD61
BD23	RSVD19	DC_TEST_BE61 BE61
BD24	RSVD20	DC_TEST_BE59 BE59
BG22	RSVD21	DC_TEST_BG61 BG61
BE22	RSVD22	DC_TEST_BG59 BG59
BG26	RSVD23	DC_TEST_BG58 BG58
BE26	RSVD24	DC_TEST_BG4 BG4
BE23	RSVD25	DC_TEST_BG3 BG3
BE24	RSVD26	DC_TEST_BE3 BE3
	RSVD27	DC_TEST_BG1 BG1
		DC_TEST_BE1 BE1
		DC_TEST_BD1 BD1

IVY-BRIDGE-GP-NF

71.00IVY.A0U

RESERVED

<Core Design>

緯創資通 Wistron Corporation
21E, 28, Sec 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.



Title		CPU (RESERVED)	
Size A3	Document Number	Petra Uma	
Date: Wednesday, February 29, 2012	Sheet 7	of	103

Rev -1

SSID = CPU

OLV:17W
Iccmax:33A
Icc_TDC:25A

Iccmax:8.5A
ICC_TDC:8.5A



71.00IVY.A0U

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

CPU (VCC CORE)


Rev -1

Date: 106505, July 10, 2012

SSID = CPU

CPU1H 8 OF 9


CPU1I 9 OF 9



VSS

VSS

NCTF



71.00IVY.A0U

NCTF TEST PIN :
 A5#A57, EC61, BG5
 BG57, C3, E1, E61
 VSS_NCTF_1#A5
 VSS_NCTF_2#A57
 VSS_NCTF_3#BC61
 VSS_NCTF_9#BG57
 VSS_NCTF_10#C3
 VSS_NCTF_13#E1
 VSS_NCTF_14#E61

USE

IVY-BRIDGE-GP-NF

71.00IVY.A0U

IVY-BRIDGE-GP-NF

71.00IVY.A0U

<Core Design>

緯創資通 Wistron Corporation
 21F, 28, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (VSS)**

Size A3 Document Number: **Petra Uma** Rev: **-1**

Date: Wednesday, February 22, 2012 Sheet 10 of 103

CONFIDENTIAL FOR
(Blanking)

ACER
CSD

USE ONLY

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **XDP**

Size A4 Document Number **Petra Uma** Rev **-1**

Date: Wednesday, February 22, 2012 Sheet 11 of 103

CONFIDENTIAL

(Blanking)

FOR ACER

CSD

USE ONLY

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Reserved**

Size A4 Document Number **Petra Uma** Rev **-1**

Date: Wednesday, February 22, 2012 Sheet 12 of 103

CONFIDENTIAL

(Blanking)

FOR

ACER

CSD

USE

ONLY

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Reserved**

Size A4 Document Number **Petra Uma** Rev **-1**

Date: Wednesday, February 22, 2012 Sheet 13 of 103

SSID = MEMORY

CONFIDENTIAL

PROPRIETARY




MEMORANDUM

CONFIDENTIAL

CONFIDENTIAL

M_A A0	98	A0
M_A A1	97	A1
M_A A2	96	A2
M_A A3	95	A3
M_A A4	92	A4
M_A A5	91	A5
M_A A6	90	A6
M_A A7	86	A7
M_A A8	89	A8
M_A A9	86	A9
M_A A10	107	A10/AP
M_A A11	84	A11
M_A A12	83	A12
M_A A13	118	A13
M_A A14	80	A14
M_A A15	78	A15
M_A BS2	79	A16/BA2
M_A BS0	109	BA0
M_A BS1	108	BA1
M_A DO0	5	DO0
M_A DO1	7	DO1
M_A DO2	15	DO2
M_A DO3	17	DO3
M_A DO4	4	DO4
M_A DO5	6	DO5
M_A DO6	16	DO6
M_A DO7	18	DO7
M_A DO8	21	DO8
M_A DO9	23	DO9
M_A DO10	33	DO10
M_A DO11	35	DO11
M_A DO12	22	DO12
M_A DO13	24	DO13
M_A DO14	34	DO14
M_A DO15	36	DO15
M_A DO16	39	DO16
M_A DO17	41	DO17
M_A DO18	51	DO18
M_A DO19	52	DO19
M_A DO20	40	DO20
M_A DO21	42	DO21
M_A DO22	50	DO22
M_A DO23	52	DO23
M_A DO24	67	DO24
M_A DO25	59	DO25
M_A DO26	67	DO26
M_A DO27	69	DO27
M_A DO28	66	DO28
M_A DO29	58	DO29
M_A DO30	68	DO30
M_A DO31	70	DO31
M_A DO32	129	DO32
M_A DO33	131	DO33
M_A DO34	141	DO34
M_A DO35	143	DO35
M_A DO36	130	DO36
M_A DO37	132	DO37
M_A DO38	140	DO38
M_A DO39	142	DO39
M_A DO40	147	DO40
M_A DO41	149	DO41
M_A DO42	157	DO42
M_A DO43	159	DO43
M_A DO44	146	DO44
M_A DO45	148	DO45
M_A DO46	158	DO46
M_A DO47	160	DO47
M_A DO48	163	DO48
M_A DO49	165	DO49
M_A DO50	175	DO50
M_A DO51	177	DO51
M_A DO52	164	DO52
M_A DO53	166	DO53
M_A DO54	174	DO54
M_A DO55	176	DO55
M_A DO56	181	DO56
M_A DO57	183	DO57
M_A DO58	191	DO58
M_A DO59	193	DO59
M_A DO60	180	DO60
M_A DO61	182	DO61
M_A DO62	192	DO62
M_A DO63	194	DO63
M_A DOS#0	10	DOS#0
M_A DOS#1	27	DOS#1
M_A DOS#2	45	DOS#2
M_A DOS#3	62	DOS#3
M_A DOS#4	136	DOS#4
M_A DOS#5	152	DOS#5
M_A DOS#6	169	DOS#6
M_A DOS#7	186	DOS#7
M_A DOS0	12	DOS0
M_A DOS1	29	DOS1
M_A DOS2	47	DOS2
M_A DOS3	64	DOS3
M_A DOS4	137	DOS4
M_A DOS5	154	DOS5
M_A DOS6	171	DOS6
M_A DOS7	188	DOS7
M_A DIM0_ODT0	116	ODT0
M_A DIM0_ODT1	120	ODT1
DDR_VREF_S3	126	VREF_CA
M_VREF_DQ_DIMM0	1	VREF_DQ
15.37_DDR3_DRAMRST#	30	RESET#
0D75V_S0	203	VTT1
	204	VTT2

NP1	NP1
NP2	NP2
RAS#	110
WE#	113
CAS#	115
CS0#	114
CS1#	121
CKE0	73
CKE1	74
CK0	101
CK0#	103
CK1	102
CK1#	104
DM0	11
DM1	28
DM2	46
DM3	63
DM4	136
DM5	153
DM6	170
DM7	187
SDA	200
SCL	202
EVENT#	198
DQ11	199
VDDSPD	199
SA0	197
SA1	201
NC#1	77
NC#2	122
NC#/TEST	125
VDD1	75
VDD2	76
VDD3	81
VDD4	82
VDD5	87
VDD6	88
VDD7	93
VDD8	94
VDD9	99
VDD10	100
VDD11	106
VDD12	111
VDD13	112
VDD14	117
VDD15	118
VDD16	123
VDD17	124
VDD18	124
DQ39	2
DQ40	3
VSS	8
VSS	9
VSS	13
VSS	14
VSS	19
VSS	20
VSS	25
VSS	26
VSS	31
VSS	32
VSS	37
VSS	38
VSS	43
VSS	44
VSS	48
VSS	49
VSS	54
VSS	55
VSS	60
VSS	61
VSS	65
VSS	66
VSS	71
VSS	72
VSS	127
VSS	128
VSS	133
VSS	134
VSS	138
VSS	139
VSS	144
VSS	145
VSS	150
VSS	151
VSS	155
VSS	156
VSS	161
VSS	162
VSS	167
VSS	168
VSS	172
VSS	173
VSS	178
VSS	179
VSS	184
VSS	185
VSS	189
VSS	190
VSS	195
VSS	196
VSS	205
VSS	206



Tracew should be at least 20 mils wide

DM1
DDR3-204P-122-GP
62.10017.Z51
2nd = 62.10017.M51
3rd = 62.10024.G21

<Core Design>

緯創資通 Wistron Corporation		
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title: DDR3-SODIMM1		
Size: Custom	Document Number: Petra Uma	Rev: -1
Date: Tuesday, July 10, 2012	Sheet: 14 of 103	

CONFIDENTIAL

SSID = MEMORY

CONFIDENTIAL

M_B_A[15:0] 6

- M_B A0 36
- M_B A1 37
- M_B A2 96
- M_B A3 95
- M_B A4 82
- M_B A5 91
- M_B A6 90
- M_B A7 86
- M_B A8 89
- M_B A9 85
- M_B A10 107
- M_B A11 84
- M_B A12 83
- M_B A13 119
- M_B A14 80
- M_B A15 78
- M_B A16/BA2 79

M_B_BS2 6

M_B_BS0 6

M_B_BS1 6

M_B_BS3 6

- M_B D00 5
- M_B D01 7
- M_B D02 15
- M_B D03 17
- M_B D04 4
- M_B D05 6
- M_B D06 16
- M_B D07 18
- M_B D08 21
- M_B D09 23
- M_B D010 33
- M_B D011 35
- M_B D012 22
- M_B D013 24
- M_B D014 34
- M_B D015 36
- M_B D016 39
- M_B D017 41
- M_B D018 51
- M_B D019 53
- M_B D020 40
- M_B D021 42
- M_B D022 50
- M_B D023 52
- M_B D024 27
- M_B D025 59
- M_B D026 67
- M_B D027 69
- M_B D028 56
- M_B D029 58
- M_B D030 60
- M_B D031 70
- M_B D032 129
- M_B D033 131
- M_B D034 141
- M_B D035 143
- M_B D036 130
- M_B D037 132
- M_B D038 140
- M_B D039 142
- M_B D040 147
- M_B D041 149
- M_B D042 157
- M_B D043 159
- M_B D044 146
- M_B D045 148
- M_B D046 158
- M_B D047 160
- M_B D048 163
- M_B D049 165
- M_B D050 175
- M_B D051 177
- M_B D052 164
- M_B D053 166
- M_B D054 174
- M_B D055 176
- M_B D056 181
- M_B D057 183
- M_B D058 191
- M_B D059 193
- M_B D060 190
- M_B D061 182
- M_B D062 192
- M_B D063 194

M_B_DQS[7:0] 6

M_B_DQS[7:0] 6

6 M_B_DIM0_ODT0 6

6 M_B_DIM0_ODT1 6

DDR_VREF_S3 126

M_VREF_DQ_DIMM1 1

14.37 DDR3_DRAMRST# 30

0D75V_S0 203

204

- NP1 110
- NP2 113
- RAS# 115
- WE# 114
- CAS# 121
- CS0# 73
- CS1# 74
- CKE0 101
- CKE1 103
- CK0 102
- CK0# 104
- CK1 11
- CK1# 28
- DM0 46
- DM1 63
- DM2 136
- DM3 153
- DM4 170
- DM5 187
- DM6 197
- DM7 200
- SDA 202
- SCL 198
- EVENT# 199
- VDDSPD 197
- SA0 201
- SA1 77
- SA1 DIM1 1
- NC#1 122
- NC#2 125
- NC#/TEST 75
- VDD1 76
- VDD2 81
- VDD3 82
- VDD4 87
- VDD5 88
- VDD6 94
- VDD7 99
- VDD8 100
- VDD9 106
- VDD10 108
- VDD11 111
- VDD12 112
- VDD13 117
- VDD14 118
- VDD15 123
- VDD16 124
- VDD17 2
- VDD18 3
- VSS 8
- VSS 9
- VSS 13
- VSS 14
- VSS 19
- VSS 20
- VSS 25
- VSS 26
- VSS 31
- VSS 32
- VSS 37
- VSS 38
- VSS 43
- VSS 48
- VSS 49
- VSS 54
- VSS 55
- VSS 60
- VSS 61
- VSS 65
- VSS 66
- VSS 71
- VSS 72
- VSS 127
- VSS 128
- VSS 133
- VSS 138
- VSS 144
- VSS 145
- VSS 150
- VSS 151
- VSS 155
- VSS 156
- VSS 161
- VSS 162
- VSS 167
- VSS 184
- VSS 185
- VSS 189
- VSS 190
- VSS 195
- VSS 196
- VSS 205
- VSS 206

M_B_RAS# 6

M_B_WE# 6

M_B_CAS# 6

M_B_DIM0_CS#0 6

M_B_DIM0_CS#1 6

M_B_DIM0_CKE0 6

M_B_DIM0_CKE1 6

M_B_DIM0_CLK_DDR0 6

M_B_DIM0_CLK_DDR#0 6

M_B_DIM0_CLK_DDR1 6

M_B_DIM0_CLK_DDR#1 6

PCH_SMBDATA 14.20.69

PCH_SMBCLK 14.20.69

TS#_DIMM0_1 14

SA1_DIM1 1

R150N 1

Y0R2ZL-GP

1D5V_S3

SA 20111229A

0D75V_S0

R150T 1

VR3L-GP

SC1UB03V2KX-L1-GP

SC1UB03V2KX-L1-GP

SC1UB03V2KX-L1-GP

SC1UB03V2KX-L1-GP

SC1UB03V2KX-L1-GP

SC1UB03V2KX-L1-GP

SC1UB03V2KX-L1-GP

SC1UB03V2KX-L1-GP

SC1UB03V2KX-L1-GP

SC1UB03V2KX-L1-GP

SC1UB03V2KX-L1-GP



SC1UB03V2KX-L1-GP

SC1UB03V2KX-L1-GP

SC1UB03V2KX-L1-GP

SC1UB03V2KX-L1-GP

SC1UB03V2KX-L1-GP



<Core Design>

<p>緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>		
<p>Title DDR3-SODIMM2</p>		
Size	Document Number	Rev
Custom	Petra Uma	-1
Date:	Tuesday, July 10, 2012	Sheet 15 of 102

CONFIDENTIAL

CONFIDENTIAL FOR ACER CSD

(Blanking)

<Core Design>





緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **DDR3-SODIMM2**


Size A4 Document Number **Petra Uma** Rev **-1**

Date: Wednesday, February 22, 2012 Sheet 16 of 103


CONFIDENTIAL



Place near PCH



PCH1D




LVDS

Digital Display Interface

CRT

71.PANTH.00U



USE


<Core Design>

緯創資通 Wistron Corporation
21E, 28, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **PCH (LVDS/CRT/DDI)**

Size A3 Document Number: **Petra Uma** Rev: **-1**

Date: Tuesday, July 10, 2012 Sheet 17 of 103



BOOT BIOS Strap		
SNT1#/GPIO51	SATA1GP/GPIO19	BOOT BIOS Location
0	0	LPC
0	1	Reserved
1	0	Reserved
1	1	SPI (Default)



USB Table

Pair	Device
0	USB2.0 Ext. port 1
1	USB3.0/USB2.0 Ext. port 2
2	
3	CCD
4	
5	
6	may not be available
7	may not be available
8	
9	USB2.0 Ext. port 3
10	
11	Mini Card1 (WLAN+BT)
12	
13	

USE

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (PCI/USB/NVRAM)**


Size: Custom Document Number: **Petra Uma** Rev: **-1**

Date: Tuesday, July 10, 2012 Sheet: 18 of 103

SSID = PCH





Signal Routing Guideline: DMI_ZCOMP keep W=4 mils and routing length less than 500 mils. DMI_IRCOMP keep W=4 mils and routing length less than 500 mils.



System Power Management

Table with 2 columns: Signal Level (HIGH/LOW) and Action (Enabled/Disabled). Includes a circuit diagram for DSWODVREN.


S0_PWR_GOOD after PM_SLP_S3# delay 200 ms



USE

Wistron Corporation logo and document information including Title (PCH (DM I/FDI/PM)), Date (Tuesday, July 10, 2012), and Sheet (19 of 103).



SSID = PCH



-1_20120223

-1_20120301



RTC Reset



Flash Descriptor Security Override	
HDA_SDOOUT	Low = Default High = Enable










PLL ODVR VOLTAGE	
HDA_SYNC	Low = 1.8V (Default) High = 1.5V



HDA_SYNC: This strap is sampled on rising edge of RSMRST# and is used to sample 1.5V VccVRM supply mode. 1K external pull-up resistor is required on this signal on the board. Signal may have leakage paths via powered off devices (Audio Codec) and hence contend with the external pull-up. A blocking FET is recommended in such a case to isolate HDA_SYNC from the Audio Codec device until after the Strap sampling is complete.

INTVRMEN- Integrated SUS
1.05V VRM Enable
High - Enable internal VRs
Low - Enable external VRs



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: **PCH (SPI/RTC/LPC/SATA/IHDA)**

Size: Custom Document Number

Author: **Petra Uma**

Date: Tuesday, July 10, 2012 Sheet 21 of 103

CONFIDENTIAL



Pass Word Clear

CONFIDENTIAL

ACCEPT

FDI_OVRVLGT	
GPIO37 (FDI_OVRVLGT)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

DMI_OVRVLGT	
GPIO36 (DMI_OVRVLGT)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

Integrated Clock Chip Enable	
ICC_EN#	HIGH (R2211 DY) - DISABLED [DEFAULT]
	LOW (R2211) - ENABLED

PLL_ODVR_EN	
	NOTE: This signal has a weak internal pull-up 20K
	ENABLED - HIGH (R2212 UNSTUFFED) DEFAULT
	DISABLED - LOW (R2212 STUFFED)

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (GPIO/CPU)**

Rev: **-1**





Document Number: **Petra Uma**

Date: 10/20/2012 Sheet 22 of 103

USE ONLY

SSID = PCH

CONFIDENTIAL



Pin	Signal	Plane	Current
AA23	VCCORE1	POWER	
AC23	VCCORE2	POWER	
AD23	VCCORE3	POWER	
AE21	VCCORE4	POWER	
AG21	VCCORE5	POWER	
AG24	VCCORE6	POWER	
AG24	VCCORE7	POWER	
AG24	VCCORE8	POWER	
AG24	VCCORE9	POWER	
AG26	VCCORE10	POWER	
AG27	VCCORE11	POWER	
AG29	VCCORE12	POWER	
AJ26	VCCORE13	POWER	
AJ27	VCCORE14	POWER	
AJ29	VCCORE15	POWER	
AJ31	VCCORE16	POWER	
	VCCORE17	POWER	
U48	VCCDAC	POWER	63mA
U47	VSSDAC	POWER	
AK36	VCCALVDS	CRT	1mA
AK37	VSSALVDS	CRT	
AM37	VCCTX_LVDS1	LVDS	
AM38	VCCTX_LVDS2	LVDS	
AP36	VCCTX_LVDS3	LVDS	40mA
AP37	VCCTX_LVDS4	LVDS	
V33	VCC3_3_6	HVCMOS	
V34	VCC3_3_7	HVCMOS	
AT16	VCCVRM3	DMII	
AT20	VCCDM1	DMII	70mA
AB36	VCCCLKDMI	DMII	
AG36	VCCDFTERM1	DFT / SPI	
AG17	VCCDFTERM2	DFT / SPI	
AJ16	VCCDFTERM3	DFT / SPI	
AJ17	VCCDFTERM4	DFT / SPI	2mA
V1	VCCSPI	DFT / SPI	10mA
AP16	VCCVRM2	FDI	167mA(Total)
AP17	VCCIO27	FDI	
AU20	VCCDM2	FDI	47mA(Total)

71.PANTH.00U

CONFIDENTIAL

USE

<Core Design>

緯創資通 Wistron Corporation
 21E, 28, Sec 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsin 221, Taiwan, R.O.C.

Title: **PCH (POWER1)**

Size: A3 Document Number: **Petra Uma** Rev: **-1**

Date: Tuesday, July 10, 2012 Sheet 23 of 103









Table 5-1. Voltage Ramp Up/Down Requirements for the PCH Suspend Well Voltage Rails

Va	Vb	Power-Up Requirement	Power-Down Requirement
V5REF_SUS	VCCSUS3_3	a) VCCSREF_SUS must be powered-up before VCCSUS3_3 or after VCCSUS3_3 within 0.7 V. b) If VCCSREF_SUS is more than VCCSUS3_3 by 3 V, then the duration of this condition needs to be less than 20 ms.	a) V5REF_SUS must be powered down after VCCSUS3_3 or before VCCSUS3_3 within 0.7 V.
V5REF	VCC3_3	a) V5REF must be powered up before VCC3_3 or after VCC3_3 within 0.7 V. b) For power up, if VCCSREF is more than VCC3_3 by 3 V, then the duration of this condition needs to be less than 20 ms.	a) V5REF must be powered down after VCC3_3 or before VCC3_3 within 0.7 V.

VccVRM	Internal PLL and VRMs (1.5V for Mobile)
VccVRM	1.8 V Internal PLL and VRMs (1.8 V for Desktop)



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: PCH (POWER2)

Size: Custom Document Number: Petra Uma Rev: -1

Date: Tuesday, July 10, 2012 Sheet: 24 of 103

CONFIDENTIAL

SSID = PCH

CONFIDENTIAL

PCH1H		8 OF 10	
H5	VSS0		
AA17	VSS1	VSS80	AK38
AA2	VSS2	VSS81	AK4
AA3	VSS3	VSS82	AK42
AA33	VSS4	VSS83	AK46
AA34	VSS5	VSS84	AK6
AB11	VSS6	VSS85	AL16
AB14	VSS7	VSS86	AL17
AB39	VSS8	VSS87	AL19
AB4	VSS9	VSS88	AL2
AB43	VSS10	VSS89	AL21
AB5	VSS11	VSS90	AL23
AB7	VSS12	VSS91	AL26
AC19	VSS13	VSS92	AL27
AC2	VSS14	VSS93	AL31
AC21	VSS15	VSS94	AL33
AC24	VSS16	VSS95	AL34
AC33	VSS17	VSS96	AL48
AC34	VSS18	VSS97	AM11
AC48	VSS19	VSS98	AM14
AD10	VSS20	VSS99	AM36
AD11	VSS21	VSS100	AM39
AD12	VSS22	VSS101	AM43
AD13	VSS23	VSS102	AM45
AD19	VSS24	VSS103	AM46
AD24	VSS25	VSS104	AN2
AD26	VSS26	VSS105	AN29
AD27	VSS27	VSS106	AN3
AD33	VSS28	VSS107	AN31
AD34	VSS29	VSS108	AP12
AD36	VSS30	VSS109	AP19
AD37	VSS31	VSS110	AP28
AD38	VSS32	VSS111	AP30
AD39	VSS33	VSS112	AP32
AD4	VSS34	VSS113	AP38
AD40	VSS35	VSS114	AP4
AD42	VSS36	VSS115	AP42
AD43	VSS37	VSS116	AP46
AD45	VSS38	VSS117	AP8
AD46	VSS39	VSS118	AR2
AD8	VSS40	VSS119	AR2
AE2	VSS41	VSS120	AR48
AE3	VSS42	VSS121	AT11
AE10	VSS43	VSS122	AT13
AE12	VSS44	VSS123	AT18
AD14	VSS45	VSS124	AT22
AD16	VSS46	VSS125	AT26
AE16	VSS47	VSS126	AT28
AE19	VSS48	VSS127	AT30
AF24	VSS49	VSS128	AT32
AF26	VSS50	VSS129	AT34
AF27	VSS51	VSS130	AT39
AF29	VSS52	VSS131	AT42
AF31	VSS53	VSS132	AT46
AF38	VSS54	VSS133	AT7
AF4	VSS55	VSS134	AU24
AF42	VSS56	VSS135	AU30
AF46	VSS57	VSS136	AU16
AF5	VSS58	VSS137	AV20
AF7	VSS59	VSS138	AV24
AF8	VSS60	VSS139	AV30
AG19	VSS61	VSS140	AV38
AG2	VSS62	VSS141	AV4
AG31	VSS63	VSS142	AV43
AG48	VSS64	VSS143	AV8
AH11	VSS65	VSS144	AW14
AH3	VSS66	VSS145	AW18
AH36	VSS67	VSS146	AW2
AH39	VSS68	VSS147	AW22
AH40	VSS69	VSS148	AW26
AH42	VSS70	VSS149	AW28
AH46	VSS71	VSS150	AW34
AH7	VSS72	VSS151	AW36
AJ19	VSS73	VSS152	AW40
AJ21	VSS74	VSS153	AW48
AJ24	VSS75	VSS154	AW48
AJ33	VSS76	VSS155	AV11
AJ34	VSS77	VSS156	AY12
AK12	VSS78	VSS157	AY28
AK3	VSS79	VSS158	AY28

PANTHER-GP-NF

71.PANTH.00U

PCH1I 9 OF 10

AY4	VSS159	VSS259	H46
AY42	VSS160	VSS260	K18
AY46	VSS161	VSS261	K26
AY8	VSS162	VSS262	K33
B11	VSS163	VSS263	K46
B15	VSS164	VSS264	K7
B19	VSS165	VSS265	L18
B23	VSS166	VSS266	L2
B27	VSS167	VSS267	L20
B31	VSS168	VSS268	L26
B35	VSS169	VSS269	L28
B39	VSS170	VSS270	L36
B7	VSS171	VSS271	L48
F45	VSS172	VSS272	M12
BB12	VSS173	VSS273	P16
BB16	VSS174	VSS274	M18
BB20	VSS175	VSS275	M22
BB22	VSS176	VSS276	M24
BB24	VSS177	VSS277	M30
BB28	VSS178	VSS278	M32
BB30	VSS179	VSS279	M34
BB38	VSS180	VSS280	M38
BB4	VSS181	VSS281	M4
BB6	VSS182	VSS282	M42
BC14	VSS183	VSS283	M46
BC18	VSS184	VSS284	M8
BC2	VSS185	VSS285	N18
BC22	VSS186	VSS286	P30
BC26	VSS187	VSS287	N47
BC32	VSS188	VSS288	P11
BC34	VSS189	VSS289	P18
BC36	VSS190	VSS290	T33
BC40	VSS191	VSS291	P40
BC42	VSS192	VSS292	P43
BC48	VSS193	VSS293	P47
BD46	VSS194	VSS294	P7
BD5	VSS195	VSS295	R2
BE22	VSS196	VSS296	R48
BE26	VSS197	VSS297	T12
BE40	VSS198	VSS298	T31
BE10	VSS199	VSS299	T37
BE12	VSS200	VSS300	T4
BE16	VSS201	VSS301	W34
BE20	VSS202	VSS302	T46
BE22	VSS203	VSS303	T47
BE24	VSS204	VSS304	T8
BE26	VSS205	VSS305	V11
BE28	VSS206	VSS306	V17
BD3	VSS207	VSS307	V26
BE30	VSS208	VSS308	V27
BE38	VSS209	VSS309	V29
BF40	VSS210	VSS310	V31
BF8	VSS211	VSS311	V36
BG17	VSS212	VSS312	V39
BG21	VSS213	VSS313	V43
BG33	VSS214	VSS314	V7
BG44	VSS215	VSS315	W19
BG8	VSS216	VSS316	W2
BH11	VSS217	VSS317	W27
BH15	VSS218	VSS318	W48
BH17	VSS219	VSS319	W48
BH19	VSS220	VSS320	Y12
H10	VSS221	VSS321	Y38
BH27	VSS222	VSS322	Y4
BH31	VSS223	VSS323	Y42
BH33	VSS224	VSS324	Y46
BH35	VSS225	VSS325	Y8
BH39	VSS226	VSS326	YG29
BH43	VSS227	VSS327	N24
BH7	VSS228	VSS328	N24
D3	VSS229	VSS329	AD47
D12	VSS230	VSS330	B43
D16	VSS231	VSS331	BE10
D18	VSS232	VSS332	BE10
D22	VSS233	VSS333	BG41
D24	VSS234	VSS334	G14
D26	VSS235	VSS335	H16
D30	VSS236	VSS336	T36
D32	VSS237	VSS337	BG22
D34	VSS238	VSS338	BG24
D38	VSS239	VSS339	C22
D42	VSS240	VSS340	AP13
D8	VSS241	VSS341	M14
E18	VSS242	VSS342	AP3
E26	VSS243	VSS343	AP1
G18	VSS244	VSS344	BE16
G20	VSS245	VSS345	BC16
G26	VSS246	VSS346	BG28
G28	VSS247	VSS347	BJ28
G36	VSS248	VSS348	
G48	VSS249	VSS349	
H12	VSS250	VSS350	
H18	VSS251	VSS351	
H22	VSS252	VSS352	
H24	VSS253		
H26	VSS254		
H30	VSS255		
H32	VSS256		
H34	VSS257		
F3	VSS258		

PANTHER-GP-NF

71.PANTH.00U

USE

<Core Design>

緯創資通 Wistron Corporation
21F, 28, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **PCH (VSS)**

Size A3 Document Number: **Petra Uma** Rev: **-1**

Date: Wednesday, February 22, 2012 Sheet 25 of 103

CONFIDENTIAL FOR ACER CSD
(Blanking)





<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Clock(colay)**

Size A4 Document Number **Petra Uma** Rev **-1**



Date: Wednesday, February 22, 2012 Sheet 26 of 103



PCB VERSION A/D(PIN#)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
SA	100.0K	10.0K	3.0V
SB	100.0K	20.0K	2.75V
SC	100.0K	33.0K	2.48V
-1	100.0K	47.0K	2.24V
-1M	100.0K	64.9K	2.0V
-2	100.0K	76.8	1.87V
-3	100.0K	100K	1.65V
-3M	100.0K	143.0K	1.35V
-1M For PCH B3	100.0K	174.0K	1.20V
-4	100.0K	215.0K	1.047V

ADT_TYPE A/D(PIN#)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
65W	N/A	100.0K	3.3V
90W	100.0K	N/A	0V
30W	10.0K	100.0K	0.3V
40W	20.0K	100.0K	0.55V
120W	33.0K	100.0K	0.82V
Reserved	47.0K	100.0K	1.06V
Reserved	64.9K	100.0K	1.3V

MODEL_ID	Pull-Low Register(R2712)	Pull-High Register(R2711)	SERIES RESISTOR(R2717)	Typical Voltage
14'(AMD)	30.0 K	100.0 K	40.2K	0.7615V
15'(AMD)	30.0 K	100.0 K	40.2K	0.4838V
14'(NV)	20.0 K	100.0 K	40.2K	0.55V
15'(NV)	20.0 K	100.0 K	40.2K	0.3888V
14'(UMA)	DY	100.0 K	40.2K	3.3V
15'(UMA)	DY	100.0 K	40.2K	0.9452V



AC_IN#	KBC_PWRBTN#	EC_ENABLE#
PSL_IN1_GPI07	PSL_IN2_GPI06	Bit 1 of P7DOUT Register
Low	X	X
High	High-to-Low	X
High	X	0-to-1



Core Design

緯創資通 **Wistron Corporation**
217, 86, Sec.1, Hsin-Tai Wu Rd, Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

Doc No: **KBC NPCE885**

Doc Name: **Document Number**


Doc Author: **Petra Uma**

Doc Date: **Monday, July 10, 2017**

Rev: **-1**

Thermal sensor NCT 7718W

Layout notice :
Both DXN and DXP routing 10 mil trace width and 10 mil spacing.



2.System Sensor, Put on palm rest


1.H/W T8 Shutdown

ALERT# /T CRIT#
Pull-up Resistor







R5	2Kohm	7.5Kohm	R7	10.5Kohm	14Kohm	18.7Kohm
2Kohm	77°C	87°C	97°C	107°C	117°C	
7.5Kohm	79°C	89°C	99°C	109°C	119°C	
10.5Kohm	81°C	91°C	101°C	111°C	121°C	
14Kohm	83°C	93°C	103°C	113°C	123°C	
18.7Kohm	85°C	95°C	105°C	115°C	125°C	

T_CRIT temperature strapping point

SB T8=85 degree



Layout 15 mil



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Thermal 7718/Fan Controller P2793		
Size	Document Number		Rev		
Custom	Petra Uma		-1		
Date:	Tuesday, July 10, 2012		Sheet 28 of 103		

ONLY

CONFIDENTIAL FOR ACER CSD

(Blanking)


<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Audio AMP**

Size A4 Document Number **Petra Uma** Rev **-1**

Date: Wednesday, February 22, 2012 Sheet 30 of 103



the Caps close to VDD33 pin

the Caps close to pin33

close the Pin 18-pin 23

SP1	SP1	SD D7	MS_INS#	xD_RDY
SP2	SP2	SD D6	MS_INS#	xD_RE#
SP3	SP3	SD D5	MD_CEF#	
SP4	SP4	SD D4	MD_WE#	
SP5	SP5	SD D1	MS_CLK	xD_D6
SP6	SP6	SD D0	MS_D7	xD_D5
SP7	SP7	SD CMD	MS_D6	xD_D3
SP8	SP8	SD D3	MS_D2	xD_D2
SP9	SP9	SD D2	MS_D1	xD_D7
SP10	SP10	SD D2	MS_B8	xD_CLE
SP11	SP11	SD_WP	MS_D1	xD_WP#
SP12	SP12	SD CD#	MS_D5	xD_ALE
SP13	SP13	MS_T14	xD_D0	
SP14	SP14	MS_D0	xD_D1	
SP15	SP15			
SP16	SP16			

PCIE_CLK_LAN_REQ#	>>>	PCIE_CLK_LAN_REQ#	20	PCIE_TXP3	>>>	PCIE_TXP3	20
PCIE_CLK_LAN	>>>	PCIE_CLK_LAN	20	PCIE_TXN3	>>>	PCIE_TXN3	20
PCIE_CLK_LAN#	>>>	PCIE_CLK_LAN#	20	PCIE_RXP3	>>>	PCIE_RXP3	20
PLT_RST#	>>>	PLT_RST#	5,18,27,36,65,71,97	PCIE_RXN3	>>>	PCIE_RXN3	20
LAN_WAKE# R2	>>>	LAN_WAKE#	27				
LAN_ACT_LED#	>>>	LAN_ACT_LED#	59				
10M/100M/1G_LED#	>>>	10M/100M/1G_LED#	59				

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **LAN(RTL8411)**

Size: Custom Document Number: **Husk/Petra** Rev: **-1**

Date: Tuesday, July 10, 2012 Sheet: 31 of 103

ONLY

CONFIDENTIAL FOR

(Blanking)

ACER

CSD

USED

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **RTS5159 (CARD READER)**

Size A4 Document Number **Petra Uma** Rev **-1**

Date: Wednesday, February 22, 2012 Sheet 32 of 103

A

B

C

D

E

CONFIDENTIAL FOR ACER CSD

(Blanking)

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title Reserved

Size A4 Document Number Petra Uma Rev -1

Date: Wednesday, February 22, 2012 Sheet 33 of 103

CONFIDENTIAL (Blanking)

FOR ACER

CSD

USE ONLY

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Reserved**

Size A4 Document Number **Petra Uma** Rev **-1**

Date: Wednesday, February 22, 2012 Sheet 34 of 103

CONFIDENTIAL
(Blanking)

FOR
ACER

CSD

USE ONLY

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title **USB 3.0 Controller**

Size A4 Document Number **Petra Uma** Rev **-1**

Date: Wednesday, February 22, 2012 Sheet 35 of 103


Power Sequence

CONFIDENTIAL




ANNIE Run Power

FOR USE



EC change





Option for non-IOAC
EC change




USE

<p><Core Design></p> <p>緯創資通 Wistron Corporation 21E, 28, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>	
Title	Power Plane Enable
Size A3	Document Number Petra Uma
Date: Tuesday, July 10, 2012	Rev -1 Sheet 36 of 103

Close to CPU
S3 Power Reduction Circuit Processor VREF_DQ Implementation




Close to DIMM
S3 Power Reduction Circuit SM_DRAMPWROK




36 PS_S3CNTRL >>>


Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK



S3 Power Reduction Circuit
SM_DRAMRST#




Close to CPU
S3 Power Reduction Circuit SM_DRAMPWROK



ANNIE solution

Adaptor in to generate DCBATOUT



20.F2182.005
2nd = 20.F2198.005

D3801
P6SBMJ27APT-GP
83.P6SBM.DAG
2nd = 83.P6SMB.JAG
3rd = 83.P6SMB.CAG

PQ3801
LTC024EUB-FS8-GP
84.00024.A1K
2ND = 84.00124.H1K
3rd = 84.05124.A11


PQ3802
PDTA124EU-1-GP
84.00124.K1K
2nd = 84.00024.O1K
3rd = 84.05124.A11

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		DCIN JACK	
Size	Document Number	Rev	
A4	Petra Uma	-1	
Date:	Tuesday, July 10, 2012	Sheet	38 of 103

BATTERY CONNECTOR



<Core Design>

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title **BATT CONN**


Size A4 Document Number **Petra Uma** Rev **-1**

Date: Tuesday, July 10, 2012 Sheet 39 of 103

SSID = Charger

AS (ANNIE/ASTRO)
PR4007, PR4001

AD+ total power	R1	R2
65w	1.2.4k	100K
80w	41.2k	100K
90w	60.4k	100K
120w	118k	100K



Delete PC4008
Wayler, 2011-1208

Delete PR4016
PR4015 change to 10 ohm
Wayler, 2011-1208

EC change

MAG 777*3
DCR: 37-40mOhm
Icc: 5.5 A, Isat: 10A
Charger Current=1.4~3.6A


PL4001 change to 7*7*3

PU4003 change to 74.24727.073
Wayler, 2011-1208

PR4032, PR4033 DY
Wayler, 12-06

Core Design:			
Wistron Corporation			
緯創資通			
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.			
Title: CHARGER BQ24707A			
Rev	Document Number	Rev	
Custom			-1
Date: Tuesday, July 10, 2012		Sheet: 40	of 108

USE ONLY



Modify Description

$$V_{out} = 2 * (1 + R1/R2)$$

$$= 2 * (1 + 6.8K / 10K)$$

$$= 3.36V$$

Close to VFB Pin (pin5)

Modify Description

$$V_{out} = 2 * (1 + R1/R2)$$

$$= 2 * (1 + 33K / 21K)$$


$$= 5.14V$$

Close to VFB Pin (pin2)

TONSEL	CH1	CH2
GND	200kHz	250kHz
VREF	300kHz	375kHz
VREG3 or VREG5	400kHz	500kHz

SKIPSEL	VREG3 or VREG5	VREF (2V)	GND
Operating Mode	OOA Auto Skip	Auto Skip	PWM only

CONFIDENTIAL



CSD


USE

ONLY

Core Design



緯創資通 Wistron Corporation
21F, 88, Sec-1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.

Title	ISL95836_CPU_CORE(1/3)	
Size	Document Number	Rev
Customer	Petra Uma	-1
Date	1uesday, July 10, 2012	Sheet 42 of 102



BOM control

	Main source	2nd source	
PU4301	84.03664.037 (FDMS3664S)		Mount
PU4302	84.03664.037 (FDMS3664S)		DY



USE

<Core Design>


緯創資通 Wistron Corporation
21E, 28, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.

Title: **ISL95836_CPU_CORE(2/3)**

Size A3 Document Number: **Petra Uma** Rev: **-1**

Date: Tuesday, July 10, 2012 Sheet 43 of 102

CONFIDENTIAL




BOM control

	Main source	2nd source
PU4401	84.03664.037 (FDMS3664S) Mount	
PU4402	84.03664.037 (FDMS3664S) DY	

Vcc_gfxcore
Iccmax=33 A
TDC = 21.5A
OCP > 40A

USE

TPS51218D for 1D05V



<Core Design>

緯創資通 Wistron Corporation
21E, 28, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsin 221, Taiwan, R.O.C.


Title: **DC to DC 1D05V(TPS51218D)**

Size: A3 Document Number: **Petra Uma** Rev: **-1**

Date: Tuesday, July 10, 2012 Sheet 45 of 103

SSID = PWR.Plane.Regulator_lp5v0p75v

RT8207L for 1D5V



Close to pin23

Iomax=1A
OCP>1.5A

Close to output cap pin1, not inside of the output cap

+0.75VS
Iomax: 1.2A

Close to PIN9

CYNTec. 0.68uH 7*7*3
DCR= 5 - 5.5 mohm
I_{dc}=15.5A, I_{sat}=25A

I_{ccMAX} = 18.38A
I_{ccTDC} = 12.86A
OCP > 23.89A

$$V_{out} = 0.75 * (1 + R1/R2)$$


EC change

CSD

USE

SSID = PWR.Plane.Regulator_1p8v

RT9025 for 1D8V_S0



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		LDO 1D8V(RT9025)	
Size	Document Number	Rev	
A4	Petra Uma	-1	
Date:	Tuesday, July 10, 2012	Sheet	47 of 103

LDO G978 for VCCSA


D0, D1 V₀ Selection Table

D0	D1	V ₀ MODE=0	V ₀ MODE=1
0	0	0.9V	0.9V
0	1	0.8V	0.85V
1	0	0.725V	0.775V
1	1	0.675V	0.75V


"X" means "don't care".

VEN/MODE Logic

VEN/MODE (VPP=5V)	EN logic	VEN/MODE (VPP=5V)	MODE logic
<-0.6V	0	<-2.0V	0
>1.0V	1	>2.6V	1





PWM SY8037 for VCCSA



VID0	VID1	VCCSA
L	L	0.9V
L	H	0.8V
H	L	0.725V
H	H	0.675V

Design Current = 4 A



<Core Design>

緯創資通 Wistron Corporation
 21E, 28, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **VCCSA SY8037**

Size A3 Document Number: **Petra Uma** Rev: **1**








Date: Tuesday, July 10, 2012 Sheet 48 of 103

CRT DDCDATA & DDCCLK level shift

- CRT_DDCDATA_CON >>> CRT_DDCDATA_CON 59
- CRT_DDCCLK_CON >>> CRT_DDCCLK_CON 59
- CRT_R >>> CRT_R 59
- CRT_G >>> CRT_G 59
- CRT_B >>> CRT_B 59
- CRT_HSYNC_CON >>> CRT_HSYNC_CON 59
- CRT_VSYNC_CON >>> CRT_VSYNC_CON 59



- D5001 CH5514-30PT-GP
- 83.R5003.C8F
- 2ND = 83.R5003.H8H
- 3rd = 83.SR003.08F



17 CRT_VSYNC >>> CRT_VSYNC1





17 CRT_HSYNC >>> CRT_HSYNC1

<Core Design>

Wistron Corporation 21E, 28, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.	
CRT Connector	
Title Size A3 Date: Tuesday, July 10, 2012	Document Number Petra Uma Sheet 50 of 103
Rev -1	

SSID = VIDEO *HDMI Level Shifter & CONNECTOR*

Close to HDMI Connector



USE

<Core Design>

緯創資通 Wistron Corporation
 21E, 28, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title **HDMI Level Shifter/Connector**

Size A3 Document Number **Petra Uma** Rev **-1**

Date: Tuesday, July 10, 2012 Sheet 51 of 103

LED BACKLIGHT CONVERTER POWER

(Blanking)

CONFIDENTIAL FOR ACER CSD

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

eDP

Size
A4

Document Number

Petra Uma

Rev

-1

Date: Wednesday, February 22, 2012

Sheet 52 of 103

CONFIDENTIAL FOR

(Blanking)

ACER

CSD

USE ONLY

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title S-VIDEO

Size A4 Document Number Petra Uma Rev -1

Date: Wednesday, February 22, 2012 Sheet 53 of 103

CONFIDENTIAL

(Blanking)

FOR ACER

CSD

USE ONLY

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Reserved**

Size A4 Document Number **Petra Uma** Rev **-1**

Date: Wednesday, February 22, 2012 Sheet 54 of 103


SSID = User.Interface

ITP Connector

H_CPURST# use pull-up Resistor close
ITP connector 500 mil (max),
others place near CPU side.

(Blanking)

CONFIDENTIAL
FOR



ACER

CSD

USE ONLY

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title **ITP**

Size A4 Document Number **Petra Uma** Rev **-1**


SSID = SATA

SATA HDD Connector



-1_20120223



ODD Connector



SATA Zero Power ODD



<Core Design>

ESATA Power

(Blanking)

CONFIDENTIAL FOR ACER CSD

<Core Design>


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **E-SATA/USB CHARGER**

Size A4	Document Number Petra Uma	Rev -1
------------	-------------------------------------	------------------

Date: Wednesday, February 22, 2012 Sheet 57 of 103

SSID = AUDIO



<Core Design>












緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title **Audio Jack**

Size A4 Document Number **Petra Uma** Rev **-1**

Date: Tuesday, July 10, 2012 Sheet 58 of 103

SSID = LAN




SSID = USB




CONFIDENTIAL

FOR A CSD

USE






Close to AUSB2



<Core Design>

緯創資通 Wistron Corporation 21E, 28, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
USB Power SW	
Size	Document Number
A3	Petra Uma
Date:	Tuesday, July 10, 2012
Sheet	61 of 103
Rev	-1



USB 3.0 Connector Pin definition

1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX- SuperSpeed RX
6	StdA_SSRX+
7	GND
8	StdA_SSTX- SuperSpeed TX
9	StdA_SSTX+

CONFIDENTIAL FOR ACER

ACER

CSD

USE

<Core Design>

緯創資通 Wistron Corporation
21E, 28, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **USB 3.0 Port**

Size A3 Document Number: **Petra Uma** Rev: **-1**

Date: Tuesday, July 10, 2012 Sheet 62 of 103

SSID = User.Interface
Bluetooth Module conn.

ANNIE Bluetooth Module

(Blanking)

CONFIDENTIAL FOR ACER CSD USE ONLY

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Bluetooth			
Size	Document Number	Rev	
A4	Petra Uma	-1	
Date: Wednesday, February 22, 2012		Sheet	63 of 103

CONFIDENTIAL FOR ACER CSD

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.






Title **RESERVED**

Size A4 Document Number **Petra Uma** Rev **-1**

Date: Wednesday, February 22, 2012 Sheet 64 of 103

SSID = Wireless

Mini Card Connector(802.11a/b/g/n)



<Core Design>

緯創資通 Wistron Corporation
21E, 28, Sec 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsin 221, Taiwan, R.O.C.

Title: MINICARD(WLAN)/TP CONN

Size A3 Document Number: Petra Uma Rev: -1

Date: Tuesday, July 10, 2012 Sheet 65 of 103

SSID = Wireless

Mini Card Connector(WWAN)

(Blanking)

CONFIDENTIAL FOR ACER CSD USED ONLY

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **WWAN Connector**

Size A4 Document Number **Petra Uma** Rev **-1**

Date: Wednesday, February 22, 2012 Sheet 66 of 103

CONFIDENTIAL

(Blanking)

FOR ACER

CSD

USE ONLY

<Core Design>


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Reserved**



Size A4 Document Number **Petra Uma** Rev **-1**

Date: Wednesday, February 22, 2012 Sheet 67 of 103



Power button LED





Power STDBY_LED



Battery LED2 (DC_BATFULL)




Battery LED1 (CHARGE)



<Core Design>		
		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title: LED Bard/Power Button		
Size: Custom	Document Number: Petra Uma	Rev: -1
Date: Tuesday, July 10, 2012	Sheet: 68	of 103


SSID = KBC

Internal Keyboard Connector



R01	R02	R03	R04	R05	R06	R07	R08	R09	R10	R11	R12	R13	R14	R15	R16	R17	R18	C01	C02	C03	C04	C05	C06	C07	C08	
26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
VIEW FROM TOP SIDE																										
PIN NUMBER																										


TOUCH PAD




FOR ACER

CSD

USE



CONFIDENTIAL



CSD

USE ONLY

<Core Design>


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Hall Sensor**

Size: A4 Document Number: **Petra Uma** Rev: **-1**

Date: Tuesday, July 10, 2012 Sheet 70 of 103

CONFIDENTIAL



FOR ACER

CSD

USE ONLY

<Core Design>

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
Dubug connector		
Size	Document Number	Rev
A4	Petra Uma	-1
Date:	Tuesday, July 10, 2012	Sheet 71 of 103

CONFIDENTIAL FOR ACER CSD

(Blanking)

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

Petra Uma

Rev

-1

Date: Wednesday, February 22, 2012

Sheet 72 of 103

CONFIDENTIAL FOR
(Blanking)

ACER

CSD

USE ONLY

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Reserved**


Size A4 Document Number **Petra Uma** Rev **-1**

SD/MMC Card Reader

SSID = SDIO



BCM57765/BCM57785 Pin Number	Signal Name	SD/MMC Interface	MS-Pro Interface	xD Interface
21	CR_CLK/RY_BY#	CR_CLK	MS_CLK	RY_BY#
26	CR_CMD/CLE	CR_CMD	MS_BS	CLE
25	CR_DATA0	CR_DATA0	MS_DATA0	XD_DATA0
24	CR_DATA1	CR_DATA1	MS_DATA1	XD_DATA1
23	CR_DATA2	CR_DATA2	MS_DATA2	XD_DATA2
22	CR_DATA3	CR_DATA3	MS_DATA3	XD_DATA3
52	CR_DATA4	CR_DATA4	MS_DATA4	XD_DATA4
53	CR_DATA5	CR_DATA5	MS_DATA5	XD_DATA5
54	CR_DATA6	CR_DATA6	MS_DATA6	XD_DATA6
55	CR_DATA7	CR_DATA7	MS_DATA7	XD_DATA7
60	ALE	-	-	ALE
1	SD_DETECT/WE#	CR_DETECT	-	WE#
9	RE#	-	-	RE#
59	CE#/MS_INS#	-	MS_INS#	CE#
57	CR_WP#/XD_WP# SD_WP#	-	-	WP#
68	XD_DETECT	-	-	XD_DETECT



<Core Design>

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
CARD Reader CONN	
Size A4	Document Number
Petra Uma	
Date: Tuesday, July 10, 2012	Sheet 74 of 103

SSID = ExpressCard

+1.5V_CARD Max. 650mA, Average 500mA.
+3.3V_CARD Max. 1300mA, Average 1000mA
+3.3V_CARDAUX Max. 275mA

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

New Card

Size
A4

Document Number

Petra Uma

Rev

-1

Date: Wednesday, February 22, 2012

Sheet 75 of 103

CONFIDENTIAL (Blanking)

FOR ACER

CSD

USE ONLY

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Reserved**

Size A4 Document Number **Petra Uma** Rev **-1**

Date: Wednesday, February 22, 2012 Sheet 76 of 103

CONFIDENTIAL

(Blanking)

FOR ACER

CSD

USE ONLY

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

Petra Uma

Rev

-1

Date: Wednesday, February 22, 2012

Sheet 77 of 103

CONFIDENTIAL

FOR ACER

CSD

USE ONLY

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Reserved**

Size A4 Document Number **Petra Uma** Rev **-1**

Date: Wednesday, February 22, 2012 Sheet 78 of 103

SSID = User.Interface

Free Fall Sensor

(Blanking)

Note

- no via, trace, under the sensor (keep out area around 2mm)
- stay away from the screw hole or metal shield soldering joints
- design PCB pad based on our sensor LGA pad size (add 0.1mm)
- solder stencil opening to 90% of the PCB pad size
- mount the sensor near the center of mass of the NB as possible as you can

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

G- Sensor

Size
A4

Document Number

Petra Uma

Rev

-1

Date: Wednesday, February 22, 2012

Sheet 79 of 103

CONFIDENTIAL

(Blanking)

FOP
ACER

CSD

USE ONLY

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A4

Document Number

Petra Uma

Rev

-1

Date: Wednesday, February 22, 2012

Sheet 80 of 103

CONFIDENTIAL
(Blanking)

FOR ACER

CSD

USE ONLY

<Core Design>


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **Reserved**

Size A4 Document Number **Petra Uma** Rev **-1**

Date: Wednesday, February 22, 2012 Sheet 81 of 103

CONFIDENTIAL



FOR ACER

CSD

USE ONLY

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **IO Board Connector**

Size A4 Document Number **Petra Uma** Rev **-1**

Date: Tuesday, July 10, 2012 Sheet 82 of 103

CONFIDENTIAL

(Blanking)

FOR ACER

CSD

USED

CONFIDENTIAL

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU PCIE/STRAPPING(1/5)

Size

A4

Document Number

Petra Uma

Rev

-1

Date: Wednesday, February 22, 2012

Sheet 83 of 102

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A

CONFIDENTIAL FOR ACER CSD USE ONLY

(Blanking)

CONFIDENTIAL FOR ACER CSD USE ONLY

(Blanking)

D

D

C

C

B

B

A

A

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A

5

4

3

2

1

CONFIDENTIAL FOR ACER CSD USE ONLY

(Blanking)

CONFIDENTIAL

(Blanking)

FOR ACER

CSD

USE ONLY

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
GPU DPPWR/GND(5/5)

Size A4 Document Number **Petra Uma** Rev **-1**

Date: Wednesday, February 22, 2012 Sheet 87 of 102

CONFIDENTIAL FOR ACER CSD USE ONLY

(Blanking)

D

D

C

C

B

B

A

A

5

4

3

2

1

CONFIDENTIAL

(Blanking)

FOR ACER

CSD

USE

ONLY

D

C

B

A

D

C

B

A

5

4

3

2

1

5

4

3

2

1

CONFIDENTIAL FOR ACER CSD USE ONLY

(Blanking)

D

D

C

C

B

B

A

A

5

4

3

2

1

5

4

3

2

1

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A

CONFIDENTIAL
(Blanking)
FOR
ACER
CSD
USE
ONLY

CONFIDENTIAL FOR ACER CSD

(Blanking)

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
RT8208F +VGA CORE

Size A4 Document Number **Petra Uma** Rev **-1**

Date: Wednesday, February 22, 2012 Sheet 92 of 102

CONFIDENTIAL (Blanking)

FOR ACER

CSD

USE ONLY

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
DISCRETE VGA POWER

Size A4 Document Number **Petra Uma** Rev **-1**

Date: Wednesday, February 22, 2012 Sheet 93 of 102

LVDS Channel A

(Blanking)

Panel BL brightness/Power En/BL En

CONFIDENTIAL FOR ACER

CSD
USE ONLY

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LVDS Switch

Size

A4

Document Number

Petra Uma

Rev

-1

Date: Wednesday, February 22, 2012

Sheet 94 of 103

CONFIDENTIAL
(Blanking)

FOR ACER

CSD

USE ONLY

<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **CRT Switch**

Size A4 Document Number **Petra Uma** Rev **-1**

Date: Wednesday, February 22, 2012 Sheet 95 of 103

SSID = SDIO

(Blanking)

CONFIDENTIAL FOR ACER CSD USE ONLY
















<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **TOUCH PANEL**

Size A4 Document Number **Petra Uma** Rev **-1**

Date: Wednesday, February 22, 2012 Sheet 96 of 103



<Core Design>

緯創資通 Wistron Corporation
21E, 28, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsein 221, Taiwan, R.O.C.


UNUSED PARTS/EMI Capacitors

Title: UNUSED PARTS/EMI Capacitors

Size A3 Document Number: Petra Uma Rev: -1

Date: Tuesday, July 10, 2012 Sheet 97 of 103

Power Sequence



USE

<Core Design>

緯創資通 Wistron Corporation
 21E, 28, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **Change History**

Size: A3	Document Number: Petra Uma	Rev: -1
Date: Wednesday, February 22, 2012	Sheet: 98	of 103

Intel-Power Up Sequence


(AC mode)

red word: KBC GPIO



(DC mode)

red word: KBC GPIO





FOR

ACCEPTED


ONLY

CONFIDENTIAL





USE

PCH SMBus Block Diagram




KBC SMBus Block Diagram




USE

Thermal Block Diagram



Audio Block Diagram



CONFIDENTIAL
FOR ACER

CSD

USED

<Core Design> 緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Thermal/Audio Block Diagram		
Size	Document Number	Rev
Custom	Petra Uma	-1
Date:	Wednesday, February 22, 2012	Sheet 102 of 103

CONFIDENTIAL

(Blanking)

FOR ACER

CSD

USE ONLY

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
USB charger

Size A4 Document Number **Petra Uma** Rev **-1**

Date: Wednesday, February 22, 2012 Sheet 103 of 103